VERILOGASSIGN

.v: module my_circuit(output reg[7:0] c, input wire[7:0] a, b);// Remove/change 'reg' and 'wire' to see error messages like who can't drive whom.// reg is NOT necessarily a hardware register.reg[7:0]...